IOWA STATE UNIVERSITY **Department of Computer Engineering**

Matthew Dwyer


Machine Learning Accelerated Hardware Designs & Software Implementations

Project Objectives

This project focused on the following objectives to guide deliverable content for the CPR E 482X course offering:

- Develop labs that are capable of being utilized as effective teaching tools in a classroom setting for the comprehension of machine learning and hardware acceleration opportunities and designs: Create effective lab environments to aid students in utilizing complex machine learning tools and libraries.
 - Train and document machine learning models (ResNet) on a variety of datasets (ImageNet, MNIST).

Identify and explore available FPGA-based machine learning accelerated architectures (MIAOW, VTA).




of the MIAOW GPGPU in Vivado design software for the Zedboard FPGA.

Methods

The following steps were taken to realize the aforementioned goals of this project, each designed to build off the previous:

- Evaluated other popular architecture designs of research machine learning accelerators: Apache Versatile Tensor Accelerator (VTA) [Open Source] Many-core Integrated Accelerator of
 - Waterdeep/Wisconsin (MIAOW) [Open-Source]
- Evaluated optimization steps and low-level IRs of machine learning frameworks.
- Implemented Python tooling for lab creation with Jupyter notebooks implementing Tensorflow, TVM on toy Machine Learning applications.
- Documenting re-implementation of architectural designs in system design software (Vivado) for Zedboard FPGA development boards.




Advised by: Dr. Henry John Duwe

Results

The deliverables of this project were created and evaluated on their ability to be used as laboratory exercises and tools by students in future offerings of the CPR E 482X course and are as follows:

- Documentation explaining project synthesis in Vivado design software of the opensource MIAOW GPGPU accelerator.
- Laboratory tools written in Python utilizing the Jupyter notebooks, the Tensorflow framework, Anaconda environment manager, and TVM compilation framework.
- Research into current machine learning compilation frameworks and their interconnections to hardware and software acceleration. Rejected hardware setups focusing on machine learning performance rather than embedded design: Modifying the XLA backend of Tensorflow for custom function implementations. Nvidia CUDA GPGPU programming for TensorCore ML acceleration.



Most logic is devoted to the MicroBlaze core which controls the MIAOW GPU over a master-slave AXI4 bus interconnect.

Honors Capstone Project: Fall 2020 Honors Poster Session December 7th, 2020

- offerings to enhance lab exercise's connection to course content.